library verilog;
use verilog.vl_types.all;
entity rs_trigger is
    port(
        clk             : in     vl_logic;
        r               : in     vl_logic;
        s               : in     vl_logic;
        q               : out    vl_logic;
        rst             : in     vl_logic
    );
end rs_trigger;
